CS5460A
ANALOG CHARACTERISTICS (Continued)
Parameter
Symbol
Min
Typ
Max
Unit
Dynamic Characteristics
Phase Compensation Range
(Voltage Channel, 60 Hz)
-2.4
-
+2.5
°
High Rate Filter Output Word Rate
Input Sample Rate
Full Scale DC Calibration Range
(Both Channels)
DCLK = MCLK/K
(Note 7)
OWR
FSCR
-
-
25
DCLK/1024
DCLK/8
-
-
-
100
Sps
Sps
%F.S.
Channel-to-Channel Time-Shift Error
(when PC[6:0] bits are set to “0000000”)
1.0
μs
High Pass Filter Pole Frequency
-3 dB
-
0.5
-
Hz
Power Supplies
Power Supply Currents (Active State)
I A+
I D+ (VD+ = 5 V)
I D+ (VD+ = 3.3 V)
PSCA
PSCD
PSCD
-
-
-
1.3
2.9
1.7
-
-
-
mA
mA
mA
Power Consumption
(Note 8)
Active State (VD+ = 5 V)
Active State (VD+ = 3.3 V)
Stand-By State
Sleep State
PC
-
-
-
-
21
11.6
6.75
10
25
-
-
-
mW
mW
mW
μW
Power Supply Rejection Ratio
(50, 60 Hz)
for Current Channel
(Note 9)
(Gain = 10)
(Gain = 50)
PSRR
PSRR
56
75
-
-
-
-
dB
dB
Power Supply Rejection Ratio
(50, 60 Hz)
for Voltage Channel
PFMON Power-Fail Detect Threshold
PFMON “Power-Restored” Detect Threshold
(Note 9)
(Note 10)
(Note 11)
PSRR
PMLO
PMHI
-
2.3
-
65
2.45
2.55
-
-
2.7
dB
V
V
PSRR = 20 ? log ? ------------------- ?
Notes: 7. The minimum FSCR is limited by the maximum allowed gain register value.
8. All outputs unloaded. All inputs CMOS level.
9. Definition for PSRR: VREFIN tied to VREFOUT, VA+ = VD+ = 5 V, a 150 mV zero-to-peak sinewave
(frequency = 60 Hz) is imposed onto the +5 V supply voltage at VA+ and VD+ pins. The “+” and “-” input
pins of both input channels are shorted to VA-. Then the CS5460A is commanded to ’continuous
computation cycles’ data acquisition mode, and digital output data is collected for the channel under
test. The zero-peak value of the digital sinusoidal output signal is determined, and this value is
converted into the zero-peak value of the sinusoidal voltage that would need to be applied at the
channel’s inputs, in order to cause the same digital sinusoidal output. This voltage is then defined as
Veq. PSRR is then (in dB):
? 0.150V ?
? V eq ?
10. When voltage level on PFMON is sagging, and LSD bit is 0, the voltage at which LSD bit is set to 1.
11. Assuming that the LSD bit has been set to 1 (because PFMON voltage fell below PMLO), then if/when
the PFMON voltage starts to rise again, PMHI is the voltage level (on PFMON pin) at which the LSD bit
can be permanently reset back to 0 (without instantaneously changing back to 1). Attempts to reset the
LSD bit before this condition is true will not be successful. This condition indicates that power has been
restored. Typically, for a given sample, the PMHI voltage will be ~100 mV above the PMLO voltage.
6
DS487F5
相关PDF资料
CDB5461AU BOARD EVAL & SOFTWARE CS5461A
CDB5466U BOARD EVAL & SOFTWARE CS5466 ADC
CDB5467U BOARD EVAL FOR CS5467 ADC
CDB5560-2 DEV BOARD FOR CS5560 W/SE INPUT
CDB5571-2 DEV BOARD FOR CS5571 W/SE INPUT
CDB8422 BOARD EVAL FOR CS8422 RCVR
CDB8952T BOARD EVAL FOR CS8952
CDCE906-706PERFEVM EVAL MOD PERFORMANCE CDCE906/706
相关代理商/技术参数
CDB5460AU-Z 制造商:Cirrus Logic 功能描述:PB-FREEEVAL BOARD FOR CS5460 - Bulk
CDB5461 制造商:Cirrus Logic 功能描述:EVAL BD FOR CS5461 - Bulk
CDB5461A 功能描述:EVAL BOARD FOR CS5461 RoHS:否 类别:编程器,开发系统 >> 过时/停产零件编号 系列:- 标准包装:1 系列:- 类型:MCU 适用于相关产品:Freescale MC68HC908LJ/LK(80-QFP ZIF 插口) 所含物品:面板、缆线、软件、数据表和用户手册 其它名称:520-1035
CDB5461AU 功能描述:数据转换 IC 开发工具 Eval Bd Sngl-Phase Pow/Energy RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V
CDB5461AU-Z 制造商:Cirrus Logic 功能描述:PB-FREEEVAL BOARD FOR CS5461 WITH USB - Bulk
CDB5462 制造商:Cirrus Logic 功能描述:EVAL BOARD FOR CS5462 - Bulk
CDB5463U 功能描述:数据转换 IC 开发工具 Eval Bd Sngl-Phase Pow/Energy RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V
CDB5463U-Z 功能描述:EVAL BOARD USB FOR CS5463 RoHS:是 类别:编程器,开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率(每秒):94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源(标准):- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,软件